We discuss the stability of an adiabatic stepwise-charging circuit with advanced series capacitors, which is effective for the reduction of the applied voltage to each capacitor. SPICE simulation shows that this circuit is stable even if the initial voltages are lower than zero. For the analytical discussion, we derive a matrix that connects charge and voltage in the circuit and show that the matrix is a positive-definite symmetric one. Therefore, the step voltage is generated spontaneously. We also derive energy dissipation analytically using tank capacitor voltage. Using this formula and SPICE simulation, we clarify that energy dissipation decreases monotonically as a function of time and finally reaches the minimum value.
Introduction
Reducing the power dissipation of circuits is an important issue. A charge recycling regenerator with a switched capacitor circuit is one of the most promising solutions and has been researched for adiabatic logic [1, 2, 3, 4] . In a previous article [5] , we proposed a switched capacitor circuit with advanced series capacitors and showed by SPICE that the tank capacitor voltage converges to the step voltage spontaneously when the initial voltages are larger than or equal to zero. However, it is not clear whether the circuit is stable when they are negative (i.e., below the value of GND), which is often caused by external noise.
In this article, we confirm by SPICE that the circuit is stable even if the initial voltages are negative and that the circuit reaches the stable state five times as rapidly as the conventional one [1] . The stability of this circuit is proved generally by an analytical method. We also discuss the energy dissipation as a function of time. It is clarified that, although the voltages of the tank capacitor change variously (sometimes increase and sometimes decrease), the energy dissipation always decreases monotonically and finally reaches the minimum value.
Stability of the regenerator with series capacitors
The conventional switched capacitor regenerator circuit and the regenerator with the advanced series capacitors are shown in Figs. 1 (a) and (b). This series capacitors circuit is advanced compared to the previous series one [3] because, in the four-step case, the number of tank capacitors C i decreases from 4 to 3, which is the same as in Fig. 1 (a) . Therefore, we can reduce Fig. 2 . We used the 0.25-μm design rule. Threshold voltages were 0.4 and −0.4 V in the nMOS and pMOS transistors, respectively. C 1 , C 2 , and C 3 were the same value: 100 pF. C L was 0.4 pF. The period of the four-step waveform cycle was 0.2 μs. The initial V C1 , V C2 , and V C3 values were set to −0.4 V. The gate width was 6 μm. The gate length and V are 0.25 μm and 2 V in Fig. 2 (a) , and 0.5 μm and 4 V in Fig. 2 (b) , respectively. In Fig. 2 , the blue and red lines show the advanced series circuit and the conventional one, respectively. In both cases, after 200 μs, V Ci becomes iV /4 spontaneously. From the results, it is clear that the advanced series circuit is very stable even if the initial V Ci is negative due to external noise and that it reaches the stable state five times as rapidly as the conventional one. Another feature of the advanced series circuit is that the voltage of the capacitors is smaller than V /4 due to the series connection. On the other hand, for the conventional one, the maximum voltage of the capacitors is 3V /4. This difference is a serious problem when we use an electric double layer capacitor (EDLC). The endurance voltage of the EDLC is 2.5 V so that we cannot use the conventional circuit with V = 4 V because V C3 in Fig. 1 (a) reaches 3 V as shown in Fig. 2 (b) . The blue and red lines are for the advanced series circuit and conventional one, respectively.
Next, we investigate the reason for the stability generally by using an analytical method. Here, we assume that C i C L . The y i is the node connected to the upper plate of C i . Let Q ti be the transferred charge quantity from y i to C L at the ith step voltage [ Fig. 3 (a) ] and Q ri be the restored charge from C L to y i [ Fig. 3 (b) ]. We define Q i as the amount of charge stored in the capacitor plates connected to y i . Then, assuming that the number of the steps is N , V C0 = 0, and V CN = V , ΔQ i (the change of Q i ) after charging and restoring can be written as [3] 
Next, we define v i as the voltage difference between the capacitor plates [ Fig. 3 (a) ]. Then, using From Fig. 3 , we have
Then, using (3) and (4), and considering the difference in Q i and V Ci after one cycle operation, we have
where ΔV Ci is the change of V Ci after charging and restoring. Using (5) and ΔV Ci = ΔV i , we have
The B −1 is calculated as in ref. 3 . Therefore, we have
Using (7), we have
where x is one of any vector. While the F is different from that in ref. 3 , we easily find that it is a positive-definite symmetric matrix so that step voltage is generated spontaneously using the theory in ref.
3.
Time variation of energy dissipation
Next, we investigate how the energy dissipation changes as a function of time.
In the four-step case, the work done by the regenerator during charging W 1 is written as [6]
The work done by the regenerator when restoring W 2 is written as
W 2 is negative, which means the regenerator gets energy from C L . Using the energy conservation law, we have
where E diss1 is the energy dissipation during charging and U is the electrostatic energy of a load capacitor. We also have
where E diss2 is the energy dissipation during restoring. Therefore, using (11) and (12), we have
where E diss is the total energy dissipation during one cycle. Then, using (9) and (10), we have
The minimum of E diss is calculated using the method of Lagrange multipliers. We denote q 1 , q 2 , q 3 , and q 4 as
Then, we have
By calculating ∂L/∂q i = 0 and ∂L/∂λ = 0, we have q 1 = q 2 = q 3 = q 4 easily, which means V Ci = iV /4. Therefore, it is clarified that E diss takes the minimum when the step voltage is generated. Regarding the time variation of E diss , we can calculate this value using SPICE. The simulation result is shown in Fig. 4 (a) . The lower lines show E diss of the advanced series circuit (blue) and the conventional one (red) with the condition in Fig. 2 (a) . The upper ones show those with almost the same condition but with V C1 = 2.4, V C2 = −0.4, V C3 = 1.0 V, and C 1 , C 2 , and C 3 values of 100, 50, and 100 pF, respectively. First, we discuss the lower lines. When t = 0 s, E diss /C L is equal to 5.9, which is valid from the initial condition. When t = 200 μs, E diss /C L is equal to 1, which is also valid from the final state such that V Ci = iV /4. The E diss in the advanced series circuit decreases more rapidly than in the conventional one. This means that the circuit reaches the stable state more rapidly than the conventional one.
Next, we consider the upper lines. The change of V Ci with this condition is shown in Fig. 4 (b) . The blue and red lines in Fig. 4 (b) are V Ci of the advanced series circuit and the conventional one, respectively. In the upper lines in Fig. 4 (a) , E diss in the conventional circuit (red) decreases more rapidly than in the advanced series one (blue) at this time. However, this initial V Ci is a very rare case and would hardly ever occur. Normally, the initial V Ci is around zero as in Fig. 2 (a) , at which we can easily confirm that E diss in the advanced series circuit decreases more rapidly than that in the conventional one. This means the stable state in the advanced series circuit is generated more rapidly. We can say that this is the merit of the advanced series circuit. Regarding the time variation of E diss , interestingly, E diss in both circuits decreases monotonically and reaches the minimum value, even if the voltages change variously as in Fig. 4 (b) . This means, in other words, that the voltage state in the circuit proceeds in a direction such that the energy dissipation becomes smaller and finally reaches the minimum value. This phenomenon in the circuit reminds us of the other principle in the electromagnetic theory; namely, that the steady-state current distribution in a conductor always satisfies the condition such that the energy dissipation (Joule energy) is the minimum value.
Conclusion
In summary, we analyzed an adiabatic circuit with advanced series capacitors. We confirmed by SPICE that this circuit is stable even if the initial voltages are negative and proved its stability generally by an analytical method. We also clarified that the voltage state in the circuit proceeds in a direction such that the energy dissipation becomes smaller and finally reaches the minimum value.
